Three-dimensional integrated circuits

نویسندگان

  • Anna W. Topol
  • Douglas C. La Tulipe
  • Leathen Shi
  • David J. Frank
  • Kerry Bernstein
  • Steven E. Steen
  • Arvind Kumar
  • Gilbert U. Singco
  • Albert M. Young
  • Kathryn W. Guarini
  • Mei-Kei Ieong
چکیده

integrated circuits A. W. Topol D. C. La Tulipe, Jr. L. Shi D. J. Frank K. Bernstein S. E. Steen A. Kumar G. U. Singco A. M. Young K. W. Guarini M. Ieong Three-dimensional (3D) integrated circuits (ICs), which contain multiple layers of active devices, have the potential to dramatically enhance chip performance, functionality, and device packing density. They also provide for microchip architecture and may facilitate the integration of heterogeneous materials, devices, and signals. However, before these advantages can be realized, key technology challenges of 3D ICs must be addressed. More specifically, the processes required to build circuits with multiple layers of active devices must be compatible with current state-of-the-art silicon processing technology. These processes must also show manufacturability, i.e., reliability, good yield, maturity, and reasonable cost. To meet these requirements, IBM has introduced a scheme for building 3D ICs based on the layer transfer of functional circuits, and many process and design innovations have been implemented. This paper reviews the process steps and design aspects that were developed at IBMto enable the formation of stacked device layers. Details regarding an optimized layer transfer process are presented, including the descriptions of 1) a glass substrate process to enable through-wafer alignment; 2) oxide fusion bonding and wafer bow compensation methods for improved alignment tolerance during bonding; 3) and a single-damascene patterning and metallization method for the creation of high-aspect-ratio (6:1 , AR , 11:1) contacts between two stacked device layers. This process provides the shortest distance between the stacked layers (,2 lm), the highest interconnection density (.10 vias/cm), and extremely aggressive wafer-to-wafer alignment (submicron) capability.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Analysis of Planar Microstrip Circuits Using Three-Dimensional Transmission Line Matrix Method

The frequency-dependent characteristics of microstrip planar circuits have been previously analyzed using several full-wave approaches. All those methods directly give characteristic of the circuits frequency by frequency. Computation time becomes important if these planar circuits have to be studied over a very large bandwidth. The transmission line matrix (TLM) method presented in this paper ...

متن کامل

Efficient Analysis of Plasmonic circuits using Differential Global Surface Impedance (DGSI) Model

Differential global surface impedance (DGSI) model, a rigorous approach, has been applied to the analysis of three dimensional plasmonic circuits. This model gives a global relation between the tangential electric field and the equivalent surface electric current on the boundary of an object. This approach helps one bring the unknowns to the boundary surface of an object and so avoid volumetric...

متن کامل

Numerical treatment of nonrectangular field-oxide for 3-D MOSFET simulation

This paper presents results of a new numerical treatment of 3D MOSFET simulation with nonplanar interfaces. The simulations have been carried out by MINIMOS 5 our fully three-dimensional simulation program. Three-dimensional effects like threshold shift for small channel devices , channel narrowing and the enhanced conductivity at the channel edge have been successfully modeled.

متن کامل

Efficient formulation and model-order reduction for the transient simulation of three-dimensional VLSI interconnect

Accurately accounting for three-dimensional (3-D) geometry and distributed RC effects in on-chip interconnect is important for predicting crosstalk in memory cells, analog circuits, and regions of congested routing in digital circuits. In this paper we describe a multipole-accelerated, mixed surfacevolume formulation, and a preconditioned model-order reduction algorithm for distributed RC, or e...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IBM Journal of Research and Development

دوره 50  شماره 

صفحات  -

تاریخ انتشار 2006